


F1G.4



49 110 111 112 113 114 115 116 117 118 F1G.5 t1 t2 t3 t4 t5 t6 t7 t8 4 (b) (c) (d) (f) (f) (h) (i) (j) (a)

F1G.6




FIG.7





FIG.8






FIG. 10






FIG. 11




F1G.12




ICLK:VCO OUTPUT CLK QCLK:DELAYED BY 90° FROM ICLK

F1G.13



F1G.14



DATA (DUTY <100%)

DATA (DUTY>100%)